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Abstract. 3D stacked architectures are getting increasingly attractive
as they improve yield, reduce interconnect power and latency, and enable
integrating layers manufactured with diﬀerent technologies on the same
chip. However, 3D integration results in higher temperatures following
the increase in thermal resistances. This chapter discusses thermal mod-
eling and management of 3D systems with a particular focus on liquid
cooling, which has emerged as a promising solution for addressing the
high temperatures in 3D systems. We ﬁrst introduce a framework that is
capable of detailed thermal modeling of the interlayer structure contain-
ing microchannels and through-silicon-vias (TSVs). For energy-eﬃcient
liquid cooling, we describe a controller to adjust the liquid ﬂow rate to
meet the current chip temperature. We also discuss job scheduling tech-
niques for balancing the temperature across the 3D system to maximize
the cooling eﬃciency and to improve reliability.
1 Introduction
3D integration is a recently proposed design method for overcoming the limita-
tions regarding the delay and power consumption of the interconnects. However,
this increased level of integration also results in new limitations and design chal-
lenges, including the challenges related to higher temperatures. A k-tier 3D chip
could potentially use k times as much current as a single 2D chip of the same
footprint, while utilizing similar packaging technology due to cooling cost limi-
tations. The implications of this observation are:
– The 3D stacked systems will likely consume more power than their 2D coun-
terparts, and the heat generated as a result of the power consumption must
be removed from the system. Unless the 3D chip design has been optimized
with thermally-aware techniques, considering that the package characteris-
tics of the 3D system are similar to those of 2D chips, on-chip temperatures
for 3D chips will be higher than temperatures on 2D chips.
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– Stacking layers vertically increase the thermal resistances on a given unit.
Therefore, it is more diﬃcult to remove heat from the chip, especially for the
layers that are further away from the cooling infrastructures. This situation
further escalates the temperature-induced challenges.
– Elevated temperatures and large thermal gradients degrade performance and
reliability of chips. Reliability issues in 3D stacks will also be aggravated be-
cause of the higher temperatures and presence of mechanical stress. There-
fore, on-chip thermal management is a critical issue in 3D design.
Liquid cooling is a potential solution to address the high temperatures in 3D
chips, due to the higher heat removal capability of liquids in comparison to air.
Liquid cooling is performed by attaching a cold plate with built-in microchannels,
and/or by fabricating microchannels between the layers of the 3D architecture.
Then, a coolant ﬂuid (i.e., water or other ﬂuids) is pumped through the mi-
crochannels to remove the heat. The heat removal performance of this approach,
called interlayer cooling [1], scales with the number of tiers. The ﬂow rate of the
pump can be altered dynamically, but as there is a single pump connected to
the system, the ﬂow rates among the channels are the same—assuming identical
channel dimensions. One obvious way to set the ﬂow rate is by matching it with
the worst-case temperature. However, the pump power increases quadratically
with the increase in ﬂow rate [1], and its contribution to the overall system power
is signiﬁcant. Also, over-cooling may cause dynamic ﬂuctuations in tempera-
ture, which degrade reliability and cooling eﬃciency. Through runtime system
analysis and intelligent control of the ﬂow rate, it is possible to determine the
minimum ﬂow rate to remove the heat and maintain a safe system temperature.
In addition, by maintaining a target temperature value throughout the execu-
tion, we can minimize the temperature variations. Note that, while reducing the
coolant ﬂow rate, it is necessary to maintain the temperature at a level where
the temperature-dependent leakage power does not revert the beneﬁts achieved
with lower-power pumping.
Current technology enables fabricating the infrastructures required for inter-
layer liquid cooling. IBM Zurich Research Laboratory has built a 3D chip with
multiple microchannels that allow water ﬂow (see Figure 1). The 50 μm channels
between individual chip layers are able to cool with a rate of 180 watt/cm2 per
layer for a stack with a footprint of 4cm2 [2].
3D systems have an inherent temperature imbalance among the various pro-
cessing units, due to the change in thermal resistance that is a function of the
location of the unit. Cores located at diﬀerent layers or at diﬀerent coordinates
across a layer may have signiﬁcantly diﬀerent rates for heating and cooling [3].
Therefore, even when we select the appropriate energy-eﬃcient ﬂow rate for the
coolant in a 3D liquid-cooled system, large temperature gradients across the
system may still exist. Conventional multicore schedulers, e.g., dynamic load
balancing, do not consider such thermal imbalances. To address this issue, we
discuss temperature-aware load balancing, which weighs each core’s workload
with the core’s thermal properties and uses this weighted computation to bal-
ance the temperature. The highlights of this chapter are the following:
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Fig. 1. 3D chip with microchannels for liquid cooling (by IBM)
– We show in detail how to model the eﬀects of the liquid ﬂow on temperature.
Our model is based on the liquid cooling work of IBM [1]. The liquid cooling
model (introduced in [4, 5]) includes a ﬁne-grained computation of the heat
spread and takes into account the eﬀects of TSVs and microchannels. We
use model parameters veriﬁed by ﬁnite element simulation, and integrate our
modeling infrastructure in HotSpot [6] for ease of use.
– We describe a controller for adjusting the liquid ﬂow rate dynamically to
maintain a target temperature while minimizing the pump power consump-
tion. Our controller forecasts maximum system temperature, and uses this
forecast to proactively set the ﬂow rate. This way, we avoid over- or under-
cooling due to delays in reacting to the temperature changes.
– We integrate the controller with a job scheduler that computes the current
workload of each core as a function of the core’s thermal properties. The
scheduler addresses the inherent thermal imbalances in multicore 3D systems
and reduces the frequency of large thermal gradients.
– On the 2- and 4-layered 3D systems that we simulate, we see that our method
achieves up to 30% reduction in cooling energy, and 12% reduction in system-
level energy in comparison to setting the ﬂow rate at the maximum value,
while we maintain the target temperature. We also show that temperature-
aware load balancing reduces the hot spots and gradients signiﬁcantly better
than load balancing or reactive thread migration.
The rest of this chapter starts with an overview of the prior art. Section 3
describes the thermal model for 3D systems with liquid cooling. In Section 4, we
provide the details of the ﬂow rate controller and job scheduler. The experimental
results are in Section 5, and Section 6 concludes the chapter.
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2 Related Work
2.1 Thermal Modeling and Management
Accurate thermal modeling is critical in the design and evaluation of systems and
policies in 3D systems. There has been abundant work on design-time full-chip
thermal models [7, 6, 8, 9]. However, existing studies do not provide ﬂexibil-
ity on thermal package modeling. HotSpot [6] is an automated thermal model,
which calculates transient temperature response given the physical and power
consumption characteristics of the chip. To reduce simulation time even for large
multicore systems, a thermal emulation framework for FPGAs is proposed in [10].
In such thermal models the typical packaging conﬁguration is forced air convec-
tion with a heat sink and/or spreader.
In addition to simulation frameworks for thermal modeling, there are exist-
ing studies on runtime thermal characterization methods. For example [11, 12]
provide insights into using on-chip temperature sensors in processors that con-
tain integrated sensors, such as IBM POWER series processors. However, many
of the hot spots can be missed as the number of sensors is limited. Another
runtime thermal characterization method is IR thermal imaging [13, 14]. While
this technique can capture the detailed thermal map in real-time, the limited
sampling rate of the IR camera may ﬁlter out high-frequency transient thermal
ﬂuctuations.
Dynamic thermal management in response to thermal measurements in mi-
croprocessors has been ﬁrst introduced by Brooks et al. [15], where the authors
explore performance trade-oﬀs among various dynamic thermal management
mechanisms. Activity migration [16] and fetch toggling [6] are other examples
of dynamic management techniques. Kumar et al. propose a hybrid method
that combines clock gating and software thermal management [17]. The mul-
ticore thermal management method introduced by Donald et al. [18] combines
distributed DVS with process migration; while Chaparro et al. [19] investigate
thermal management techniques for multicore systems. For multicore systems,
temperature-aware task scheduling [20] shows a lot of potential to achieve de-
sirable thermal proﬁles at low performance cost. Li et al. [21] and Monchiero
et al. [22] consider the thermal constraints in multicore systems at a detailed
microarchitecture level with comprehensive architecture simulations for multi-
programmed and multi-threaded workloads, respectively. For manycore archi-
tectures, Huang et al. [23] look at a heat-spreading ﬂoorplanning approach to
increase the power envelope of symmetric manycore chips without running into
thermal violations.
2.2 Design, Modeling, and Management of 3D Systems
The fabrication technology for manufacturing 3D systems determines many of
the electrical, architectural, and thermal characteristics of the ﬁnal stack. Various
3D fabrication technologies have been proposed in the recent years. For example,
prior work [24, 25, 26] proposes diverse fabrication technologies. Two commonly
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used fabrication technologies are: die-bonding and Multi-Layer Buried Struc-
tures (MLBS). Die-bonding process employs conventional 2D fabrication pro-
cesses and metal vias to bond the planar die vertically [27]. Figure 2 (a) shows
a conventional planar IC modeled as ﬁve layers: metal layers (A), active silicon
(B), bulk silicon (C), heat spreader (D) and heat sink (E). The heat spreader
is attached to the bulk silicon with a thermal interface material. Figure 2 (b)
shows a 2-die 3D IC built with two planar dies stacked with their metal layers
face-to-face (F2F). In MLBS technology [28] it is possible to stack many hetero-
geneous dies to mix dissimilar process technologies such as high-speed CMOS
with high-density DRAM [29, 30]. The MLBS approach (shown schematically in
Figure 3) combines dual Damascene process for in-plane and out-plane intercon-
nects, chemical-mechanical polishing of bondable roughness, and a critical low
temperature layering step in order to achieve the three-dimensional structures.
Fig. 2. Die-bonding process [31]
There are three diﬀerent stacking topologies for interfacing multiple pla-
nar dies: face-to-face (F2F), face-to-back (F2B) and back-to-back (B2B). These
topologies have diﬀerent quality and pitch of the die-to-die (D2D) vias at the
interfaces and thus inﬂuence the beneﬁts obtained from building a 3D IC. For
the 2-die 3D IC with the F2F topology shown in Figure 2 (b), D2D vias are
etched and deposited on top of the metal layer of each of the planar dies us-
ing conventional metal etching technology. Therefore, the via pitch can be as
dense as regular on-die interconnects, and the realizable pitch is only limited
by the accuracy of aligning the two dies. The die-to-die via interface is densely
populated since the vias are required as the physical bonding mechanism inde-
pendent of whether they actually carry a signal. The bulk silicon layer of the
top die is usually thinned down with chemical-mechanical polishing down allow-
ing low impedance backside vias to be etched through, which provide I/O and
power/ground connections.
Most of the prior work in thermal management of 3D systems addresses design
stage optimization, such as thermal-aware ﬂoorplanning (e.g. [33]) and integrat-
ing thermal via planning in the 3D ﬂoorplanning process [34]. In [35], the authors
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Fig. 3. MLBS process. [32]
evaluate several policies for task migration and DVS. A recent paper proposes a
temperature-aware scheduling method speciﬁcally for air-cooled 3D systems [3].
This method takes into account the thermal heterogeneity among the diﬀerent
layers of the system.
The use of convection in microchannels to cool down high power density chips
has been an active area of research since the initial work by Tuckerman and
Pease [36]. Their liquid cooling system can remove 1000 W/cm2; however, the
volumetric ﬂow rate and the pressure drop are large. More recent work shows
how back-side liquid cold plates, such as staggered microchannel and distributed
return jet plates, can handle up to 400 W/cm2 in single-chip applications [37].
The heat removal capability of interlayer heat-transfer with pin-ﬁn in-line struc-
tures for 3D chips is investigated in [1]. At a chip size of 1 cm2 and a ΔTjmax−in
of 60 K, the heat-removal performance is shown to be more than 200 W/cm2 at
interconnect pitches bigger than 50 μm. Previous work in [38, 39] describes how
to achieve variable ﬂow rate for the coolant. Finally, in a recent work by Jang et
al. [40], the authors evaluate the architectural eﬀects (temperature, leakage, and
reliability) of the direct interlayer cooling method for 3D integrated processors,
where the dielectric coolant ﬂows in-between individual dies. The evaluation
shows that this liquid cooling scheme signiﬁcantly reduces on-chip temperature
under 350K, which completely eliminates thermal emergencies. The temperature
reduction also leads to more than 10% leakage reduction of the 3D integrated
processor.
Prior work on liquid-cooled 3D systems [4] evaluates existing thermal manage-
ment policies on a 3D system with a ﬁxed-ﬂow rate setting, and also investigates
the beneﬁts of variable ﬂow using a policy to increment/decrement the ﬂow rate
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based on temperature measurements, without considering energy consumption.
The follow-up work in [5] proposes a controller design to provide suﬃcient coolant
ﬂow to the system with minimal cooling energy. The runtime management policy
combines this controller with a job scheduler to reduce thermal gradients, and
further improves the cooling eﬃciency without aﬀecting performance.
3 Modeling Framework for Liquid-Cooled 3D Systems
Modeling the temperature dynamics of 3D stacked architectures with liquid cool-
ing consist of: (A) Forming the grid-level thermal R-C network, (B) Detailed
modeling of the interlayer material between the tiers, including the through-
silicon-vias (TSVs) and the microchannels, and (C) Modeling the pump and the
coolant ﬂow rate. We assume forced convective interlayer cooling with water [1]
in this chapter, but the model can be extended to other coolants as well.
Figure 4 shows the 3D systems targeted in this chapter. A target system
consists of two or more stacked layers (with cores, L2 caches, crossbar, and
other units for memory control, buﬀering, etc.), and microchannels are built
in between the vertical layers for liquid ﬂow. The crossbar contains the TSVs
that provide the connection between the layers. The microchannels, which are
connected to an impeller pump (such as [41]), are distributed uniformly, and ﬂuid
ﬂows through each channel at the same ﬂow rate. The liquid ﬂow rate provided
by the pump can be dynamically altered at runtime. In the rest of this section,
we provide the details of the thermal modeling infrastructure that we developed
for the 3D system.
3.1 Grid-Level Thermal Model for 3D Systems with Liquid Cooling
Similar to thermal modeling in 2D chips, 3D thermal modeling is performed using
an automated model that forms the R-C circuit for given grid dimensions. In
this work, we utilize HotSpot v.4.2. [6], which includes 3D modeling capabilities.
The existing model in HotSpot considers the interlayer material between two
stacked layers as a layer with homogeneous thermal characteristics, represented
by a thermal resistivity and a speciﬁc heat capacity value. The extension we
have developed for the multi-layered thermal modeling provides a new interlayer
material model to include the TSVs and the microchannels.
In a typical automated thermal model, the thermal resistance and capacitance
values of the blocks or grid cells are computed initially at the start of the simula-
tion, assuming that the system properties do not vary at runtime. To model the
heterogeneous characteristics of the interlayer material including the TSVs and
microchannels, we introduce two novelties: (1) As opposed to having a uniform
thermal resistivity value of the layer, our infrastructure enables having various
resistivity values for each grid cell, (2) The resistivity value of the cell can vary
at runtime. Item (1) enables distinctly modeling TSVs, the microchannels, and
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Fig. 4. Floorplans of the 3D Systems
the interlayer material, while item (2) enables modeling the liquid coolant and
dynamically changing ﬂow rate. Thus, the interlayer material is divided into a
grid, where each grid cell except for the cells of the microchannels has a ﬁxed
thermal resistance value depending on the characteristics of the interface ma-
terial and TSVs. The thermal resistivity of the microchannel cells is computed
based on the liquid ﬂow rate through the cell, and the characteristics of the
liquid at runtime. We use grid cells of 100μm x 100μm in our experiments.
In a 3D system with liquid cooling, we compute the local junction tempera-
ture using a resistive network, as shown in Figure 5. In this ﬁgure, the thermal
resistance of the wiring layers (RBEOL), the thermal resistance of the silicon slab
(Rslab), and the convective thermal resistance (Rconv) are combined to model
the 3D stack. In the ﬁgure, the heat ﬂux values (q˙) represent the heat sources.
This R-network can be solved to get the junction temperature (Tj). Note that
the ﬁgure shows the heat sources and the resistances of only one layer, and heat
will be dissipated to both opposing vertical directions (i.e., up and down) from
the heat sources. For example, if there is another layer above the two heat-
dissipating layers shown in the ﬁgure, q˙1 will also be dissipating heat towards
the upper stack. Also, the network in Figure 5 is a simpliﬁcation and it assumes
isothermal channel walls; i.e., top and bottom of the microchannel have the same
temperature.
The typical junction temperature (Tj) response at uniform chip heat ﬂux
and convective cooling is a sum of the following three components: (1) The
thermal gradient due to conduction (ΔTcond); (2) the coolant temperature, which
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Fig. 5. Cross section of the 3D layers and the resistive network
increases along the channel due to the absorption of sensible heat (ΔTheat);
and (3) the convective (ΔTconv) portion, which increases until fully developed
hydrodynamic and thermal boundary layers have been reached [1]. The total
temperature rise on the junction, ΔTj, is computed as the following:
ΔTj = ΔTcond + ΔTheat + ΔTconv (1)
Thermal gradient due to heat conduction through the BEOL layer, ΔTcond is
computed with Equations 2 and 3. Note that ΔTcond is independent of the ﬂow
rate. Figure 5 demonstrates tB, and kBEOL is the conductivity of the wiring
layer.
ΔTcond = Rth−BEOL · q˙1 (2)
Rth−BEOL =
tB
kBEOL
(3)
Temperature change due to absorption of sensible heat is computed using Equa-
tions 4 and 5. Aheater is the area of the heater (i.e., total area consuming power),
cp is the heat capacity of the coolant, ρ is the density of the coolant, and V˙ is
the volumetric ﬂow rate in the microchannel (in l/min). Equations 4 and 5 are
valid for uniform power dissipation. For the general case, heat absorption in the
ﬂuid is calculated iteratively along the channel: ΔTheat(n+1) =
∑n
i=1 ΔTheat(i),
where n is the position along the channel.
ΔTheat = (q˙1 + q˙2) · Rth−heat (4)
Rth−heat =
Aheater
cp · ρ · V˙
(5)
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Finally, Equation 7 shows how to calculate ΔTconv. Note that ΔTconv is in-
dependent of ﬂow rate in case of developed boundary layers. h is dependent on
hydraulic diameter, Nusselt number, and conductivity of the ﬂuid [1]. As ΔTconv
is not aﬀected by the change in ﬂow rate, we compute this parameter prior to
simulation and use a constant value during experiments. Figure 5 demonstrates
wc, tc, and p parameters on the cross-section of the 3D system.
ΔTconv = (q˙1 + q˙2) · heff (6)
heff = h
2 · (wc + tc)
p
(7)
The equations above give the ΔTj for the unit cell shown in Figure 5; thus, we
extend the computation to model multiple layers and multiple cells as well.
Table 1 lists the parameters used in the computations, and provides the values
for the constants, which are taken from prior liquid cooling work [1]. Note that
the ﬂow rate (V˙ ) range provided in the table is per cavity (i.e., the interlayer
cavity consisting of all the microchannels in one layer), and this ﬂow is further
divided into the microchannels.
Table 1. Parameters for computing Equation 1
Parameter Definition Value
Rth−BEOL Thermal resistance Eqn.(3)
of wiring levels 5.333 (K · mm2)/W
tB See Figure 5 12μm
kBEOL Conductivity of wiring levels 2.25W/(m · K)
Rth−heat Eﬀective thermal resistance Eqn.(5)
Aheater Heater area Area of grid cell
cp Coolant heat capacity 4183J/(kg · K)
ρ Coolant density 998kg/m3
V˙ Volumetric ﬂow rate 0.1-1 l/min per cavity
h Heat transfer coeﬃcient 37132W/(m2 · K)
wc See Figure 5 50μm
tc See Figure 5 100μm
ts See Figure 5 50μm
p See Figure 5 100μm
We compute the ﬂow rate dependent components whenever the ﬂow rate
changes. Heat ﬂux, q˙ (W/cm2), values change as the power consumption changes.
Instead of reacting to every instant change in power consumption of the cores,
we re-compute the q˙ values periodically to reduce the simulation overhead.
Considering the dimensions and pitch requirements of microchannels and
TSVs, we assume there are 65 microchannels in between each two layers (in
each cavity), and there are cooling layers on the very top and the bottom of
the stacks. Thus, there are 195 and 325 microchannels in the 2- and 4-layered
systems, respectively.
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In our target systems shown in Figure 4, we assume the TSVs are located
within the crossbar. Placing the TSVs in the central section of the die provides
an advantage on the thermal design as well, as TSVs reduce the temperature
due to the low thermal resistivity of Cu. We assume there are 128 TSVs within
the crossbar block connecting each two layers. Feasible TSVs for microchannels
of 100μm height and 100μm pitch have a minimal pitch of 100μm as well due to
aspect ratio limits. We assume each TSV occupies a space of 50μmx50μm, and
the TSVs have a minimum spacing requirement of 100μm.
Previous work has studied granularity and accuracy of TSV modeling [4].
The study shows that using a block-level granularity for TSVs, i.e., assigning
a TSV density to each block based on the functionality of the unit, constitutes
a reasonable trade-oﬀ between accuracy and simulation time. Thus, based on
the TSV density of the crossbar, we compute the joint resistivity of that area
combining the resistivity values of interlayer material and Cu. We do not alter
the thermal resistivity values for the regions without TSVs or microchannels. We
assume that the eﬀect of the TSV insertion to the heat capacity of the interface
material is negligible, which is a reasonable assumption considering the total area
of TSVs constitutes a very small percentage of the total area of the material.
3.2 Modeling the Pump and Liquid Flow Rate
All the microchannels are connected to a pump to receive the coolant. We assume
a 12V DC-pump, Laing DDC [41], which has suitable dimensions, ﬂow rates, and
power consumption for this type of liquid cooling. The power consumption of the
pump across the five ﬂow rate settings we use is shown in Figure 6 (right y-axis).
The pressure drop for these ﬂow rates changes between 300-600 mbar [41]. We
assume that the total ﬂow rate of the pump is equally distributed among the
cavities, and among the microchannels. DC pumps typically have low eﬃciency.
Also, the ﬂow rate in the microchannels further decreases because the the pres-
sure drop in the small microchannels is larger than its value in the pump output
channel. In this work, we assume a global reduction in the ﬂow rate by 50% to
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Fig. 6. Power consumption and ﬂow rates of the pump (based on [41]). Per cavity ﬂow
rates reﬂect 50% eﬃciency assumption
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Fig. 7. Overview of the technique
account for the loss due to all of these factors. In Figure 6, we show the per cav-
ity ﬂow rates for the 2- and 4-layered 3D systems after applying the reduction
factor.
4 Joint Flow Rate Control and Job Scheduling
This section provides the details of our energy-eﬃcient thermal management
technique for 3D systems with liquid cooling. The goals of our technique are:
(1) Tuning the liquid ﬂow rate to meet the heat removal demand of the current
workload and reducing the energy consumption; (2) Minimizing the thermal
imbalances across the chip to reduce the adverse eﬀects of variations on relia-
bility, performance, and cooling eﬃciency. To achieve these goals, we combine
joint ﬂow rate control with job scheduling. Figure 7 provides a ﬂow chart of our
method. We monitor the temperature at regular intervals for all the cores in the
3D system. Based on the forecasted change in maximum temperature, the con-
troller is responsible for adjusting the coolant ﬂow rate. The scheduler performs
temperature-aware load balancing to also reduce the thermal gradients.
4.1 Temperature Monitoring and Forecasting
Monitoring temperature provides our technique with the ability to adapt the
controller and job scheduler decisions. We assume each core has a thermal sensor.
One way to utilize the thermal feedback is to react to temperature changes.
A typical impeller pump like the one we use ([41]) takes around 250-300ms to
complete the transition to a new ﬂow rate. Due to the time delay in adjusting the
ﬂow rate, a reactive policy is likely to result in over-/under-cooling—the thermal
time constant on a 3D system like ours is typically less than 100ms. Thus, for
the liquid ﬂow rate controller, we forecast temperature into the near future, and
adjust the ﬂow rate control on time to meet the heat removal requirement.
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We use autoregressive moving average (ARMA) [42] to predict the maximum
temperature for the next interval. Predicting maximum temperature is suﬃcient
to select the suitable liquid ﬂow rate to apply, as the ﬂow rate is ﬁxed among the
channels. Note that our job scheduler balances the temperature, therefore the
temperature diﬀerence among cores is minimized. ARMA forecasts the future
value of the time-series signal based on the recent history (i.e., maximum tem-
perature history in this work), therefore we do not require an oﬄine analysis. An
ARMA model is described by Equation 8. In the equation, yt is the value of the
series at time t (i.e., predicted temperature value), ai is the lag-i auto-regressive
coeﬃcient, ci is the moving average coeﬃcient and et is called the noise, error
or the residual. p and q represent the orders of the auto-regressive (AR) and
the moving average (MA) parts of the model, respectively. ARMA prediction is
highly accurate for temperature forecasting, and runtime adaptation methods
can also be integrated with ARMA as discussed in [42].
yt +
p∑
i=1
(ai yt−i) = et +
q∑
i=1
(ci et−i) (8)
The prediction is highly accurate because of the serial correlation within most
workloads and the slow change in temperature due to the thermal time con-
stants. Furthermore, the rate of change of maximum temperature is typically
even slower, resulting in easier prediction. In our experiments, we use a sam-
pling rate of 100ms, and predict 500ms into the future.
If the trend of the maximum temperature signal changes and the predictor
cannot forecast accurately, we reconstruct the ARMA predictor, and use the
existing model until the new one is ready. Such cases occur when the workload
dramatically changes (e.g., day-time and night-time workload patterns for a
server). To achieve fast and easy detection, we apply the sequential probability
ratio test (SPRT) [43]. SPRT is a logarithmic likelihood test to decide whether
the error between the predicted series and measured series is diverging from
zero [43, 42]—i.e., if the predictor is no longer ﬁtting the workload, the diﬀerence
function of the two time series would increase. As the maximum temperature
proﬁle changes slowly, we need to update the ARMA predictor very infrequently.
4.2 Liquid Flow Rate Control
The input to the controller is the predicted maximum temperature, and the
output is the ﬂow rate for the next interval. Then, considering that we have
discrete ﬂow rate settings for the pump, we ﬁrst analyze the eﬀect of each ﬂow
rate for both 3D systems (2- and 4-layered).
Figure 8 shows which ﬂow rate (per cavity) should be applied when the max-
imum temperature is Tmax so that the temperature is guaranteed to cool below
the target operating temperature of 80oC. In this ﬁgure, the dashed lines show
the discrete ﬂow rate settings, while the triangular and circular shaped data
points refer to minimum rate to maintain the desired temperatures.
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Fig. 8. Flow rate requirements to cool a given Tmax
Based on this analysis, we see that for a given system and maximum tem-
perature, we already know which ﬂow rate setting is able to cool the system to
the target temperature level. We set-up a look-up table indexed by tempera-
ture values, and each line holds a ﬂow rate value. At runtime, depending on the
maximum temperature prediction, we select the appropriate ﬂow rate from the
table. As the maximum temperature prediction is highly accurate (well below
1oC), this way we can adjust the cooling system to meet the changes in the heat
removal demand on time. To avoid rapid oscillations, once we switch to a higher
ﬂow rate setting, we do not decrease the ﬂow rate until the predicted Tmax is at
least 2oC lower than the boundary temperature between two ﬂow rate settings.
The runtime overhead of using a look-up table based controller is negligible,
considering that the cost is only limited to a look-up from a small-sized table.
4.3 Job Scheduling
Our job scheduler is a temperature-aware version of load balancing. Dynamic
load balancing is a common policy used in multicore schedulers today. While
frequent load balancing eliminates contention and long thread waiting times in
the queues, it does not consider the location of the cores. However, a core’s
thermal behavior is strongly correlated with where it is placed on the chip, and
the power consumption of the neighboring units.
We assume short threads, which is a common scenario in server workloads
running on multiprocessor systems [18, 20]. For instance, in real-life workloads
running on the UltraSPARC T1, the thread length (i.e., continuous execution
time without any interrupt) has been reported to vary between a few to several
hundred milliseconds [20]. Thus, since we consider threads with short lengths
and similar execution time, we use number of threads for computing the job
queue length of each core. Note that, depending on the available information,
our approach can be extended for other workload metrics such as instruction
count per thread.
To address the thermal asymmetries of cores in a 3D system, we run Weighted
Load Balancing [5]. Weighted load balancing does not change the priority and
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performance aware features of the load balancing algorithm, but only modiﬁes
how the queue lengths are computed. Each core has a queue to hold the incoming
threads, and the weighted queue length of a core is computed as:
liweighted = l
i
queue · withermal(T (k)) (9)
In the equation, liqueue is the number of threads currently waiting in the queue
of core i, and withermal(T (k)) is the thermal weight factor. This weight factor is
a function of the current maximum temperature of the system. For a given set of
temperature ranges, the weight factors for all the cores are computed in a pre-
processing step and stored in the look-up table. For example, consider a 4-core
system, where the average power values for the cores to achieve a balanced 75oC
are p1, p2, p3, and p4, and p1 = p4 > p2 = p3. This means cores 2 and 3 should
run fewer number of threads per unit time to maintain a balanced temperature.
Thus, we take the multiplicative inverse of the power values, normalize them,
and use them as weight factors to balance temperature.
5 Experimental Results
The 3D multicore systems we use in our experiments are based on the 90nm
UltraSPARC T1 (i.e., Niagara-1) processor [44]. The power consumption, area,
and the ﬂoorplan of UltraSPARC T1 are available in [44]. UltraSPARC T1 has 8
multi-threaded cores, and a shared L2-cache for every two cores. Our simulations
are carried out with 2-, and 4-layered stack architectures. We place cores and L2
caches of the UltraSPARC T1 on separate layers (see Figure 4). Separating core
and memory layers is a preferred design scenario for shortening interconnections
between the cores and their caches and achieving higher performance.
First, we gather workload characteristics of real applications on an Ultra-
SPARC T1. We sample the utilization percentage for each hardware thread at
every second using mpstat, and record half an hour long traces for each bench-
mark. Also, the length of user and kernel threads were recorded using DTrace
[45]. We use various real-life benchmarks including web server, database man-
agement, and multimedia processing. The web server workload is generated by
SLAMD [46] with 20 and 40 threads per client to achieve medium and high
utilization, respectively. For database applications, we experiment with MySQL
using sysbench for a table with 1 million rows and 100 threads. We also run
the gcc compiler and the gzip compression/decompression benchmarks as sam-
ples of SPEC-like benchmarks. Finally, we run several instances of the mplayer
(integer) benchmark with 640x272 video ﬁles as typical examples of multime-
dia processing. A detailed summary of the benchmarks workloads is shown in
Table 2. The utilization ratios are averaged over all cores throughout the ex-
ecution. We also record the cache misses and ﬂoating point (FP) instructions
per 100K instructions using cpustat. The workload statistics collected on the
UltraSPARC T1 are replicated for the 4-layered 16-core system.
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Table 2. Workload characteristics
Benchmark Avg L2 L2 FP
Util (%) I-Miss D-Miss instr
1 Web-med 53.12 12.9 167.7 31.2
2 Web-high 92.87 67.6 288.7 31.2
3 Database 17.75 6.5 102.3 5.9
4 Web & DB 75.12 21.5 115.3 24.1
5 gcc 15.25 31.7 96.2 18.1
6 gzip 9 2 57 0.2
7 MPlayer 6.5 9.6 136 1
8 MPlayer&Web 26.62 9.1 66.8 29.9
The peak power consumption of SPARC is close to its average value [44].
Thus, we assume that the instantaneous dynamic power consumption is equal
to the average power at each state (active, idle, sleep). The active state power
is taken as 3 Watts [44]. The cache power consumption is 1.28W per each L2,
as computed by CACTI [47] and veriﬁed by the values in [44]. We model the
crossbar power consumption by scaling the average power value according to the
number of active cores and the memory accesses. To account for the temperature
eﬀects on leakage power, we used the second-order polynomial model proposed
in [48].
Many systems have power management capabilities to reduce the energy con-
sumption. We implement Dynamic Power Management (DPM), especially to
investigate the eﬀect on thermal variations. We utilize a ﬁxed timeout policy,
which puts a core to sleep state if it has been idle longer than the timeout period
(i.e., 200ms in our experiments). We set a sleep state power of 0.02 Watts, which
is estimated based on sleep power of similar cores.
We use HotSpot Version 4.2 [6] as the thermal modeling tool. We use a sam-
pling interval of 100 ms, and all simulations are initialized with steady state
temperature values. The model parameters are provided in Table 3. Modeling
methodology for the interlayer material to include TSVs and the microchan-
nels has been described in Section 3. In our experiments, we compare air-cooled
and liquid-cooled 3D systems. For the conventional system, we use the default
characteristics of a modern CPU package in HotSpot.
We assume that each core has a temperature sensor, which is able to provide
temperature readings at regular intervals (e.g., 100ms). Modern OSes have a
multi-queue structure, where each CPU core is associated with a dispatch queue,
and the job scheduler allocates the jobs to the cores according to the current
policy. In our simulator, we implement a similar infrastructure, where the queues
maintain the threads allocated to cores and execute them.
We compare our technique to other well-known policies in terms of tempera-
ture, energy, and performance. Dynamic Load Balancing (LB) balances the
workload by moving threads from a core’s queue to another if the diﬀerence in
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Table 3. Thermal Model and Floorplan Parameters
Parameter Value
Die Thickness (one stack) 0.15mm
Area per Core 10mm2
Area per L2 Cache 19mm2
Total Area of Each Layer 115mm2
Convection Capacitance 140 J/K
Convection Resistance 0.1 K/W
Interlayer Material Thickness 0.02 mm
Interlayer Material Thickness (with channels) 0.4 mm
Interlayer Material Resistivity (without TSVs) 0.25 mK/W
queue lengths is over a threshold. LB does not have any thermal management fea-
tures. Reactive Migration initially performs load balancing, but upon reach-
ing a threshold temperature, which is set to 85oC in this work, it moves the
currently running thread from the hot core to a cool core. Our novel temperature-
aware weighted load balancing method is denoted as TALB. We also compare
liquid cooling systems with air cooling systems (denoted with (Air)). In the
plots Var refers to variable ﬂow rate and Max refers to with using a maximum
(worst-case) ﬂow rate.
Figure 9 shows the average percentage of time spent above the threshold
across all the workloads, percentage of time spent above threshold for the hottest
workload, and energy for the 2-layered 3D system. We demonstrate both the
pump energy and the total chip energy in the plot. Note that, for the air-cooled
system, there is also an additional energy cost due to the fans, which is beyond
????
???
????
???
????
?
????
???
????
???
????
?
?
??
??
??
??
???????? ?????????? ?????????? ???????? ?????
?????
?????
?????
?????
??????
??
??
??
???
??
?
??
???
??
??
???
?
??
???
??
??
???
???
??
??
?
??????????????? ?????????? ??????????????? ??????????
?????????? ????? ? ?????????? ????? ?
Fig. 9. Hot spots (left-axis) and energy (right-axis) for all the policies. (*) denotes our
novel policy.
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the focus of this work and not included in the plot. The energy consumption
values are normalized with respect to the load balancing policy on a system
with air cooling. We see that temperature-aware load balancing combined with
liquid ﬂow control achieves 10% energy savings on average in comparison to
setting the worst-case ﬂow rate. For low utilization workloads, such as gzip and
MPlayer, the total energy savings (including both chip and pump energy) reach
12%, and the reduction in cooling energy exceeds 30%.
Figure 10 shows the average and maximum frequency of spatial and tempo-
ral variations in temperature, respectively, for all the policies. We evaluate the
spatial gradients by computing the maximum diﬀerence in temperature among
all the units at every sampling interval. Similarly, for thermal cycles, we keep
a sliding history window for each core, and compute the cycles with magnitude
larger than 20oC. In the experiments in Figure 10, we run DPM in addition to
the thermal management policy. Our weighed load balancing technique (TALB)
is able to minimize both temporal and spatial thermal variations much more
eﬀectively than other policies.
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Fig. 10. Thermal variations (with DPM). (*) denotes our novel policy
Figure 11 compares the policies in terms of energy and performance, both
for the air and liquid cooling systems. For the multicore 3D systems, we com-
pute throughput as the performance metric. We deﬁne throughput as the num-
ber of threads completed per given time. As we run the same workloads in all
experiments, when a policy delays execution of threads, the resulting through-
put drops. Most policies we have run in this work have a similar throughput
in comparison to default load balancing. Thread migration, however, reduces
the throughput especially for high-utilization workloads because of the perfor-
mance overhead of frequent temperature-triggered migrations. The overhead of
migration disappears for the liquid cooled system, as the coolant ﬂowing at the
maximum rate is able to prevent all the hot spots, and therefore no temperature-
triggered migrations occur. The ﬁgure shows that for 3D systems with liquid
cooling, our technique is able to improve the energy savings without degrading
performance.
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Fig. 11. Performance and Energy. (*) denotes our novel policy.
6 Conclusion
Liquid cooling is a promising solution to overcome the elevated thermal problems
of 3D chips, but intelligent control of the coolant ﬂow rate is needed to achieve
energy-eﬃciency. In this chapter we have presented a novel controller that is
able to select the minimum the coolant injection rate to guarantee a bounded
maximum temperature in 3D MPSoCs under variable workload conditions. Our
method minimizes the energy consumption of the liquid cooling subsystem. The
controller is integrated with a novel job scheduler which balances the tempera-
ture across the system to prevent the thermal variations and to improve cooling
eﬃciency. Our experimental results show that the joint ﬂow rate control and job
scheduling technique maintains the temperature below the desired levels, while
reducing cooling energy by up to 30% and achieving overall energy savings up
to 12%.
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